Abstract-Good understanding of power loss in a high frequency synchronous buck converter is important for design optimization of both discrete and system level. Most of the power losses are relatively easy to quantify. The exception is the power loss associated with induced turn on of the low-side metal oxide semiconductor field effect transistor (synchronous rectifier). This paper characterizes the induced power loss in two ways. First, detailed device characterization, in-circuit testing, and modeling are used for a comparative loss calculation. This method offers detailed loss breakdown but requires specialized test equipment and is rather complicated and time consuming. A simple method is then introduced to accurately quantify the loss. With this method, the induced power loss on synchronous buck converters at different operation conditions can be readily assessed. The impacts of induced loss on different applications are addressed. Finally, the design tradeoffs at both discrete and system levels are discussed.
I. INTRODUCTION
T HE stringent requirements for low voltage, high current voltage regulators (VRs) impose various challenges to the power management design [1] . High conversion efficiency is one of the most critical issues in order to improve power density [2] . Optimization of discrete components, integrated circuit (IC) and system design are the key factors to achieve high conversion efficiency.
Synchronous buck converter is the most popular topology for today's VRs. In this converter, the freewheeling Schottky diode of the regular buck converter is replaced with a power metal oxide semiconductor field effect transistor (MOSFET). This change results in tremendous conduction loss reduction, but also creates new challenges and requirements. One of the issues frequently discussed but not fully understood or characterized is so-called induced switching loss of MOSFETs used as synchronous rectifiers (referred to in this paper as sync FETs) [3] - [5] .
induced turn on of the sync FET can happen after its body diode recovers. The increased voltage across the sync FET induces a current to charge the gate through the gate-to-drain capacitor, fects are also observed in other insulated-gate switches, such as MOS-gated thyristors and insulated gate bipolar transistors (IGBTs). The impact of the device design and the driver circuit were experimentally demonstrated [6] , [7] . With the fast development of synchronous rectifications applications, good understanding to the sync FET loss breakdown is critical to improve the power conversion efficiency and density. The issue of induced turn on has been studied before [3] , but the loss is not characterized and experimentally verified. The major reason is the complexity resulting from the involvement of the slope and various MOSFET characteristics, such as interelectrode capacitances, internal gate resistance, threshold voltage, body diode properties, package characteristics, driver capability, and layout, etc. [3] , [4] , [8] - [11] .
In this paper, a comparison study is conducted first to quantify the induced power loss based on detailed device characterization, loss modeling, and in-circuit testing. A simple and practical method is then introduced to experimentally quantify the induced turn on loss. The results show that the loss could be significantdepending on switching frequency, input voltage, and load conditions. The results also point out certain benefits of induced turn on-the reduction of sync FET ringing induced by the body diode reverse recovery and the loop parasitic inductance. Design tradeoffs to improve the conversion efficiency at both device and circuit levels are discussed. Fig. 1 and an internal gate resistor . The inductance of the current transition loop (comprised of input cap equivalent series inductance (ESL), printed circuit board (PCB) parasitic inductance, and package capacitance of and ) is lumped as . The previous study showed that one of the key factors for well-designed circuit with typical driver resistance and FET gate resistance is the gate charge ratio (CR) [3] , [4] , [12] . CR is defined as
II. METHODOLOGY OF THE STUDY

CR
( 1) where is the gate-drain charge at a specified voltage, and is pre-threshold gate-source charge. The study showed that CR should be less than 1 to prevent induced turn on [3] . Although this criteria is a good starting point [4] , it oversimplifies the problem because the turn on is a highly dynamic process. Many other parameters are also involved in. Analytical calculation of the induced power loss is not practical, since many of the involved parameters cannot be easily extracted or accurately modeled. An alternative approach is to compare two sync FETs with similar parameters-except those that dominate the induced turn on. The induced turn-on loss is quantified by comparing the losses between the two cases. This method described in detail in Section V can be quite accurate. However, it requires complete sync FET device characterization obtained with special testers, detailed in-circuit waveforms, as well as measurements of the in-circuit efficiency and device operating temperature. It is therefore very time consuming and in general not practical for most design engineers.
A more practical engineering approach that does not need any device characterization is described in Section VI. The idea is to modify the gate drive circuit so that an adjustable negative gate-source offset voltage can be generated. The purpose of the negative offset voltage is to shift the induced gate voltage below the gate threshold voltage. By applying a sufficient negative offset, the induced turn on loss can be completely eliminated.
In the following two sections, two cases are compared. The sync FET No. 1 (Case 1) turns off without induced turn on, which is also referred as high immunity in this paper. For the sync FET No. 2 (Case 2), the induced gate-source voltage is high enough to invert the channel, and introduce additional switching losses.
III. SYNC FET TURN-OFF LOSSES WITHOUT INDUCED TURN-ON
Key switching waveforms for Case 1, where the sync FET has high immunity, are given in Fig. 2 . The turn-off transition of the sync FET can be briefly described as follows.
• : At , the sync FET gate turns off and the decays exponentially determined by and the total gate impedance. As the gate voltage of falls below its threshold voltage at , all the channel current is diverted back into its body diode.
• : After a predetermined driver delay, the top switch begins to turn on at . The gate voltage on quickly reaches and exceeds the threshold voltage, , commencing the current transition. Because of the di/dt and the package leakage inductance, the voltage of increases slightly from about 0.7 V to a small positive voltage.
• : The current through is equal to the inductor current at , and current is zero. Starting from , reverse recovery current flows through s body diode. At the reverse recovery current reaches its peak value , and the body diode recovers. The energy stored in the loop parasitic inductor, , at time is (2) • : The recovered body diode starts to block the voltage at . The rises with a very high dv/dt slope. This voltage rise is capacitively coupled into the gate through gate-drain capacitor, , resulting in an induced current charging the gate capacitance of the sync FET. A gate voltage is generated through the gate driver loop impedance. Due to internal , the gate-source voltage measured at the gate terminal of a sync FET is different from the internal gate voltage. For Case 1, the internal gate voltage is lower than the threshold voltage, and therefore insufficient to turn on the . The loop parasitic inductor now forms a resonant circuit with s output capacitor , resulting in oscillations. Approximately all of the leakage energy is transferred to the output capacitor of in the initial resonant cycle. The resonance is then damped over many cycles by the high frequency AC resistance in the loop, resulting in the final voltage being equal to . The remaining energy at is recycled at the next cycle (since the turn-on of the sync FET is with zero voltage). Therefore, the energy dissipated at turn off can be expressed as (3) When a silicon die has high immunity, the loop inductance and body diode reverse recovery current can induce severe ringing [13] . Parasitic package inductance is the key component of the loop inductance. For standard MOSFET packages, such as So8 and D-Pak, the ringing can easily exceed 30 V with 12-V input voltage. High peak voltage as well as ringing can result in excessive electromagnetic interference (EMI) and can reduce controller/driver reliability. It was shown that by replacing a So8 package with a package with much lower inductance, the switch node voltage ringing can be reduced by as much as 50% [9] .
IV. SYNC FET OPERATION AND LOSSES WITH INDUCED TURN ON
For Case 2, the induced internal gate-source voltage is high enough to turn on the sync FET. Once the sync FET is turned on, the dv/dt is reduced, which prevents further gate voltage rise. Consequentially, the value of the induced gate voltage is whatever is required to support the peak reverse recovery current . The will be either clamped (as shown in Fig. 3 ) or will have reduced rate, The turn on is a highly dynamic process, and higher induces higher which charges the gate. Higher tends to induce more severe turn on, which in turn reduces the current to charge the . Therefore, the rate is reduced. There is a negative feedback mechanism for the through the channel current [13] . When the induced gate charge could not be discharged immediately due to the high discharge impedance, the sync FET is operated in the saturation region. The induced gate voltage allows certain current to pass through the channel, while all channel current (determined by the and the induced ) is from the Ctrl FET. There is no charge or discharge current to the . Therefore, the is clamped. In this paper, the clamped case is studied. Fig. 3 shows the key waveforms of the converter during this mode of operation. The circuit operation and losses are significantly different for this case.
Up to time instance , the circuit operation is the same regardless of immunity of the sync FET. After , the operation is as follows.
• (4) where is the value of the clamped voltage; is the switching frequency; is the peak reverse recovery current; and is the time for the reverse recovery current to reduce from to zero. and are most accurately determined from the circuit waveforms, while needs to be determined with a special reverse recovery tester. It is impossible to measure inside the circuit because insertion of a current sense element would significantly alter circuit operation.
Note that (4) is accurate when is up to about 2 . If a device measures higher (better immunity), the reverse recovery current in the (4) will be lower than . This is due to resonance, which reduces reverse recovery current toward zero as the increase toward its peak oscillation value.
Aside from the turn on loss, there is still power loss associated with high frequency resonance, given by (5) below. However, due to the clamping action, the peak voltage will be reduced, and there will be less energy transferred to . Consequently the power dissipated in the loop will be lower than that using the device with high immunity (5) The total turn off power loss for the sync FET with induced turn on is the sum of (4) and (5) (6) The induced turn-on causes sync FET dissipattion of an additional energy from the source, higher than the loop leakage energy given by (2) . If other parameters can be excluded from affecting the loss difference, then the induced loss can be expressed as (7) A typical 5-m sync FET power MOSFET in a So8 package was processed in two different ways for the purpose of power loss calculation. With varying trench channel depth, it was designed to get one device with higher and lower CR (high immunity), and the other one with much higher CR and lower . Most of the other relevant parameters were the same or very similar. The relevant device parameters are shown in Table I . The measured vs. the drain-source voltage of the two devices is shown in Fig. 5 . Fig. 6 shows the power loss comparison for the two devices in the sync FET socket using the same (10 m , low-charge device) in 1 MHz, 14 , 1.3 V sync buck circuit. The input power, output power, and the driver power are measured separately. The output voltage is measured after averaging the voltage at the switch node so that the inductor loss is excluded.
The loss difference at 10 A is about 0.72 W. This loss difference is due to the different and CR of the two devices. To find the exact induced loss, in-circuit switching waveforms, device temperature and reverse recovery peak current are also necessary. Table II summarizes the calculated power loss based on the device information and in-circuit waveforms. It can be seen that the calculated loss using a device with high CR at 10-A output current is 0.70 W higher than the loss using a low CR device. This value matches the measured 0.72 W very well.
The inducted loss for this circuit and under given operating conditions can be calculated as 0.75 W by excluding the 0.05 W conduction loss difference. Since all device parameters are very similar, this loss difference can be attributed to high CR and induced switching losses. At 10 A, 1-MHz operation condition, the induced loss for the device No. 2 is 18% of the total circuit loss, which is very significant. The benefit of induced turn on is the reduction of the voltage spike of the sync FET. Aside from EMI reduction, the low spike makes it possible to use the more efficient 20 VN devices for 12 Vin processor applications for desktop and servers.
VI. PRACTICAL WAY TO QUANTIFY INDUCED POWER LOSS
It was shown in the previous section that the issues relate to many factors such as the voltage rising slope, charge ratio, tradeoffs between and , threshold voltage, and total gate impedance. Furthermore, extracting some of the device parameters for power loss characterization requires specialized test equipment, such as power loss tester, device parametric data tester, and reverse recovery tester, typically not available to most circuit designers. Therefore, this process can be both time-consuming and costly.
A faster, more practical way for a designer to quantify induced power loss is to use ac-coupled level-shift gate drive circuit [3] , [4] , [14] . However, a constant drive voltage will change the of the FET with different level shift voltage. A modified gate drive circuit shown in Fig. 7 can keep the positive portion of the driver voltage as constant. The purpose of this circuit is to create a negative gate drive voltage (rather than zero) during the turn-off time of the sync FET. This negative voltage prevents the sync FET from turning on due to effects. The combination of varied of the is to keep the constant positive 5V and also allow negative gate bias to be varied. This circuit can be used to identify induced power loss, and/or find optimum negative gate drive. Fig. 8 shows the loss measurement (excluding control power, the PCB and inductor loss), obtained in a 12
1.7 , 1-MHz, 20-A VR module using single control FET and a single sync FET. The on-state was kept at constant 5 V in order to keep the constant. The off-state gate drive was varied from zero to 2 V. The calculation shows that the maximum loss reduction is less than 0.1 W for the Ctrl FET when the driver voltage has a 2 V variation (20-A load and 1-MHz switching frequency). All the measured power loss reduction is associated with the loss if the small loss difference on the Ctrl FET is ignored. The induced loss is proportional to the switching frequency. It has been demonstrated that the loss could be a significant part of the total circuit loss at high switching frequency, such as 1 MHz. The induced loss imposes challenges on both device and circuit design for high frequency VRs.
At prevailing 200 to 500 KHz operating frequency, induced loss could also be a serious problem depending on the applications. Three devices with the parameters shown in Table III is a key factor for achieving an optimized device design. The conduction loss reduction due to the reduction is very small and does not offset the increased loss. The benefit of induced turn on is the reduced peak voltage stress of the sync FET. The optimized design is to minimize the induced loss and total losses while the maximum voltage stress of the sync FET is less than the specification. MOSFET packaging inductance and body diode reverse recovery have to be minimized in order to allow more room to optimize silicon design without generating excessive parasitic ringing. The tradeoff between the CR and the threshold voltage, internal gate resistance of a MOSFET are the key factors to improve the Cdv/dt immunity. At the circuit level, low sink resistance of the sync FET driver, layout with minimized driver loop impedance and the optimized layout with low inductance in the input current loop are also required. Slowing down the Ctrl FET turn on speed and using a level shift driver could also alleviate the inducted loss.
VIII. CONCLUSION
This paper presents the detailed characterization of the power loss associated with the induced turn on of a MOSFET used as a synchronous rectifier in synchronous buck converters. On one hand, the induced turn on can introduce significant loss depending on the switching frequency, input voltage, and load conditions; on the other hand, the induced turn on can reduce the voltage stress of the sync FET. The induced switching loss imposes challenges on device and circuit design not only for high frequency VRs, but also for the applications running at light load conditions most of the time, such as notebook applications. A simple and effective method is introduced that allows engineers to accurately quantify the loss. Finally, the design tradeoffs at both device and system levels are addressed.
